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 High-speed Terahertz communication systems has recently employed 
orthogonal frequency division multiplexing approach as it provides high 
spectral efficiency and avoids inter-symbol interference caused by dispersive 
channels. Such high-speed systems require extremely high-sampling  
time-interleaved analog-to-digital converters at the receiver. However, 
timing mismatch of time-interleaved analog-to-digital converters 
significantly causes system performance degradation. In this paper, to avoid 
such performance degradation induced by timing mismatch, we theoretically 
determine maximum tolerable mismatch levels for orthogonal frequency 
division multiplexing communication systems. To obtain these levels, we 
first propose an analytical method to derive the bit error rate formula for 
quadrature and pulse amplitude modulations in Rayleigh fading channels, 
assuming binary reflected gray code (BRGC) mapping. Further, from the 
derived bit error rate (BER) expressions, we reveal a threshold of timing 
mismatch level for which error floors produced by the mismatch will be 
smaller than a given BER. Simulation results demonstrate that if we preserve 
mismatch level smaller than 25% of this obtained threshold, the BER 
performance degradation is smaller than 0.5 dB as compared to the case 
without timing mismatch. 
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In recent years, orthogonal frequency division multiplexing (OFDM) is a capable multi-carrier 
modulation technique that has been employed in terahertz (THz) communication systems because it saves 
transmission bandwidth and provides an ability to transmit high-speed data through dispersive  
channels [1]–[4]. However, at the receiver, regular analog-to-digital converters (ADCs) cannot operate at 
such extremely high sampling rates due to the limitation of the current semiconductor technology [5]. To 
overcome hardware constrains, ADCs with time-interleaved (TI) architecture are usually considered as a 
practical solution. In general, a time-interleaved (TI-ADC) consists of L parallel sub-ADCs, which 
simultaneously operate for the same period 𝑇𝑠. In this fashion, the overall sampling rate of a TI-ADC is L 
times higher than the sampling rate 
1
𝐿𝑇𝑠
 of each sub-ADC. However, due to asymmetric manufacturing in a 
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TI-ADC unit, the outcome data can be dramatically degraded by mismatches amongst sub-ADCs. One of the 
major problems of a TI-ADC is timing mismatch, which is induced by different sampling jitters of sub-
ADCs. Over the past decades, timing mismatch’s impact and its calibrations were fully researched for single-
carrier communication systems [6]–[17]. In recent past, when OFDM was employed in THz communication 
systems, this issue has been examined for multi-carrier communication systems, and it was shown that the 
timing mismatch affects OFDM system performance in a different behavior as compared to single-carrier 
communication systems [18]–[23]. To the best of our knowledge, the impact of timing mismatch on bit error 
rate (BER) performance in OFDM systems was investigated by simulation only in most studies, which can be 
very time consuming. This motivated us to analytically study OFDM-BER performance in the presence of 
TI-ADC timing mismatch. Further, in practice, the circuits-and-systems designing engineer is interested in 
determining tolerable timing mismatch levels which induce a negligible system performance degradation. We 
note that, until now, the identification of tolerable TI-ADC timing mismatch levels has never been 
investigated for OFDM systems. Hence, in this paper, we will determine tolerable timing mismatch levels of 
TI-ADCs for OFDM systems in Rayleigh channels. To this end, we derive approximate BER expressions 
based on the presumption that the interference induced by timing mismatch is Gaussian distributed. Most 
importantly, the derived BER expressions allow us to reveal a rule-of-thumb for identifying the maximum 
timing mismatch level, which can be condoned to assure that the performance degradation is smaller than  
0.5 dB as compared to the case without timing mismatch.  
The paper is constructed as follows. The BER expressions for square quadrature amplitude 
modulation (QAM) and pulse amplitude modulation (PAM) are obtained in section 3, assuming binary 
reflected gray code (BRGC) bit mapping [24]. In section 4, the accuracy of the obtained BER expressions is 
confirmed by comparing numerical results to Monte Carlo (MC) simulations. In section 5, we reveal a  
rule-of-thumb for tolerable timing mismatch levels producing an acceptable degradation for fixed timing 
mismatch and random timing mismatch. Section 6 will conclude the paper. 
 
 
2. OFDM SYSTEM MODEL WITH TI-ADC TIMING MISMATCH 
A block diagram of the considered OFDM system employing a TI-ADC at the receiver is shown in 
Figure 1. In the TI-ADC, the different sub-ADCs will have different timing error values, i.e., 𝑑𝑡𝑙 denotes the 
timing error of the l-th sub-ADC. Let the vector X denote the input of an inverse discrete Fourier transform 
(IDFT) of size N. Hence, the vector X consists of N complexes-values symbols taken from M2-QAM 
constellation, i.e., X=(X0, X1, ..., XN−1)T, with each constellation symbol corresponding to a sequence of 
𝑚 = 𝑙𝑜𝑔2𝑀 bits, assuming the BRGC mapping rule [24]. Next, the cyclic prefix (CP) of length NCP is 
added to the IDFT output to protect the received data against inter-symbol interference (ISI) induced by 













Figure 1. An OFDM system block diagram employs a TI-ADC 
 
 
Further, a digital-to-analog converter (DAC) at the transmitter will convert the discrete-time  
signal (1) to a continuous-time signal, which is then shaped by a transmit filter before passing through the 
channel hk with an additive white Gaussian noise (AWGN) noise wk. At the receiver, the received waveform 
is passed through a matched receive filter. Then, the l-th sub-ADC samples the resulting signal at sampling 
time 𝑘𝐿𝑇𝑠 + 𝑙𝑇𝑠 + 𝑑𝑡𝑙𝑇𝑠, where l=0, 1, ..., L−1. In our analysis, we assume the TI-ADC to take a 
sufficiently high resolution in order that the quantization noise is ignored [19]. Moreover, in the most 
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practical cases, the timing errors 𝑑𝑡𝑙 of each sub-ADCs change very slowly in time [19], and hence we can 
consider their values as constants during an OFDM symbol period. By employing the TI-ADC model 
affected by timing mismatch in [19], the TI-ADC output is written by (2), 
 
𝑟𝑘 = √𝐸𝑠 ∑ ℎ𝑚𝑠𝑘−𝑚(𝑑𝑡𝑙)
𝑁𝐶𝑃−1
𝑚=0 + 𝑤𝑘 , 𝑘 = −𝑁𝐶𝑃 , −𝑁𝐶𝑃 + 1, . . . , 𝑁 − 1, (2) 
 
where, Es denotes the symbol energy, 𝑙 = mod(𝑥, 𝑦) denotes the remainder after division of x by y, hm is the 
m-th tap of the sampled impulse response of the channel, wk are independent and identically distributed (i.i.d.) 








𝑁𝑁−1𝑐=0  (3) 
 










𝑁𝑁−1𝑐=0 + 𝑤𝑘 (4) 
 





𝑚=0  denote the frequency channel coefficients. Furthermore, the receiver will 
remove the CP and use a discreet Fourier transform (DFT) unit to convert the remaining N samples  








𝑁𝑁−1𝑘=0 , 𝑛 = 0,1, . . . , 𝑁 − 1 (5) 
 
To further shorten (5), we consider the concept of a window function πk, which is defined as πk is 
equal to 1 for k=0, 1, ..., N–1, and is equal to 0 for other cases. Its discrete-time Fourier transform (DTFT) 
Π(f) is defined as (6): 
 




where, 〈𝑧〉𝑁 = mod(𝑧 + 𝑁 2, 𝑁⁄ ) − 𝑁 2⁄ . Further, we substitute (4) into (5), and use the concept of the 
window function πk to change these summations to k∈[−∞, +∞], and qL+l, q∈[−∞, +∞], l∈[0,1, …, L-1]. 















𝑁+∞𝑞=−∞ + 𝑊𝑛 (7) 
 





𝑁  denotes AWGN samples in the frequency domain with 𝑊𝑛~Ν(0, 𝑁0). 
Further, we consider the last summation of the first term in (7) as the DTFT of a time-shifted version of πk. 
Hence, when we assess this version with 𝑓 =
(𝑛−𝑐)𝐿
𝑁


















𝐿𝐿−1𝑖=0  (8) 
 
when we substitute (6) and (8) into (7), with proper arrangements, we have (9), 
 
𝑅𝑛 ≈ √𝐸𝑠𝑇𝑛𝑋𝑛𝐻𝑛 + 𝛹𝑛 , 𝑛 = 0,1, . . . , 𝑁 − 1 (9) 
 
where (9) holds for large N, and Tn is given by (10), 
 
𝑇𝑛 = ∑ 𝐷𝑇𝑖,𝑛𝑔(𝑛 − 𝑝𝑖,𝑛)
𝐿−1









𝑁𝐿−1𝑙=0 , 𝑔(𝑧) =
sin (𝜋𝑧)
𝜋𝑧
𝑒−𝑗𝜋𝑧 , and 𝑝𝑖,𝑛 = mod (𝑛 − 𝑖
𝑁
𝐿
, 𝑁). Further, in (9), 
Ψ1,𝑛 is an interference-plus-noise term, which decomposes as (11): 
 
𝛹𝑛 = 𝛹1,𝑛 + 𝑊𝑛 (11) 
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where, Ψ1,𝑛  is an inter-carrier interference (ICI) induced by TI-ADC timing mismatch, i.e., 
 




𝑖=1  (12) 
 
Note that with integer ratios 
𝑁
𝐿
, we have 𝑇𝑛 = 𝐷𝑇0,𝑛 and Ψ1,𝑛 = ∑ 𝐷𝑇𝑖,𝑝𝑖,𝑛𝑋𝑝𝑖,𝑛𝐻𝑝𝑖,𝑛
𝐿−1
𝑖=0 . Moreover, assuming a 
perfect channel estimation, (9) becomes, 
 





Finally, (13) are used to execute data bit sequence detection. 
 
 
3. BER DERIVATION BY USING GAUSSIAN APPROXIMATION 
Assuming that the symbols Xn can be considered as statistically independent random variables with 
a uniformly distribution over a normalized-energy constellation, we have: i) Ψ1,𝑛 and Wn are independent 
from each other and have zero mean and ii) Ψ1,𝑛  is the summation of i.i.d. random variables. In the case of 
Rayleigh channels (i.e., 𝐻𝑛~𝑁(0,2𝜎ℎ
2)), each variable in the sum (12) is Gaussian distributed. As a result, 
Ψ1,𝑛 (12) has a Gaussian distribution. Hence, the variance 𝜎Ψ1,𝑛
2 of Ψ1,𝑛   can be written as (14): 
 
𝜎𝛹1,𝑛
2 = 𝐸𝑠 ∑ ∑ ∑ 𝐷𝑇𝑖1,𝑐(𝐷𝑇𝑖2,𝑐)
∗
𝜎𝐻





,𝐿−1𝑖1=1  (14) 
 
where, (𝑧)∗ implies the conjugate of the complex number z. Therefore, the term Ψ𝑛  (11) is approximated as a 









With the above approximation, for a given symbol Xn, timing mismatch 𝑑𝑡𝑙 and a given channel H, 
we can obtain the conditional BER expression in an AWGN channel [21]. Further, in the most practical 
situations, not all N sub-carriers are data-modulated, i.e., some sub-carriers nearby the edges are not used to 
attain an efficient transition guard band [25]. Therefore, assuming only Nd sub-carriers for data transmission 





∑ 𝛼𝑢,𝑣,𝑦erfc (ϒ𝑛,𝑢,𝑣,𝑦(𝐻𝑛))𝑛,𝑢,𝑣,𝑦  (16) 
 
where, the summation runs over n∈{0,1, ..., Nd -1}⊂{0, 1, ..., N-1}, u∈{1, 2, ..., log2M}, v∈{0, 1, ..., M−1} 
and y∈{0, 1, ..., Gu,v−1}. Moreover, in (16), Gu,v implies the number of decision boundaries left of the specific 
constellation symbol, which is given by (17): 
 
𝐺𝑢,𝑣 = ⌊(2𝑣 + 1) ⋅ 2
−(𝑚−𝑢+2) + 2−1⌋ (17) 
 
where, z    indicates the largest integer smaller than z. Furthermore, 𝑒𝑟𝑓𝑐(𝑧) in (16) is the complementary 
error function, and the argument Υ𝑛,𝑢,𝑣,𝑦(𝐻𝑛) = (𝑆𝑣𝑑 − 𝐵𝑢,𝑦𝑑)|𝑇𝑛||𝐻𝑛|√
𝐸𝑠
2𝜎𝑛
2, with d the half minimum 
Euclidean distance [26], Sv =2v+1−M and Bu,y=(2y−1) 2m−u+1−M. Finally, the pre-factors  
𝛼𝑢,𝑣,𝑦 = (−1)
⌊2𝑢−2−𝑚⋅(𝑆𝑣−𝐵𝑢,𝑦−1)⌋ in (16) take the values +1 or −1. It can be easily seen that because the BER 
for the I component or Q component of an M2-QAM constellation is similar, (16) also holds for an M-PAM 
modulation. From (16), we need to average the derived BER expression over the statistics of {|Hn|} in order 












𝑑|𝐻𝑛|. By using the 











2 ) (18) 
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where, Θn,u,v,y =(Svd−Bu,yd)|Tn|. It can be obviously seen that (18) grants us to efficiently assess the system 
performance in the presence of TI-ADC timing mismatch. As a result, this will avoid a demand of very  
time-consuming MC simulations to evaluate system performance. 
 
 
4. BER EXPRESSION VALIDATION 
In this section, we will confirm the correctness of the obtained BER expressions in a Rayleigh 
channel by comparing (18) with MC simulations for a variety of constellations and mismatch levels. Further, 
in our simulations, we assume that all sub-carriers are data-modulated (i.e., N=Nd), and the sampling time Ts 
and the symbol energy Es are normalized. Moreover, 𝐿′  independent timing errors 𝑑𝑡𝑙
100% are uniformly 
generated over the interval [−1.1] [19] (see Table 1 with 𝐿 = 8), which can be represented as the 100% 
timing mismatch level of a specific TI-ADC. Futhermore, when L<𝐿′, only the first L timing errors of the 𝐿′ 
values in Table 1 are considered in simulations. Furthermore, we define the mismatch level by scaling 
𝑑𝑡𝑙





100%. Finally, we consider the 





2𝜏𝐶𝑘 , 𝑘 = 0,1, . . . . , 𝜏 − 1 (19) 
 
where, τ denotes the number of channel taps, 𝐶𝑘~𝑁(0,1), and K is the normalization coefficient such that 
∑ 𝐸{|ℎ𝑘|
2} = 1𝜏−1𝑘=0 . In this case, it can be obviously seen that that 𝐻𝑛~𝑁(0,1). 
It can be seen from Figure 2 that a low mismatch level can even induce error floors in the BER 
performance. Further, Figure 2 shows that these error floors dramatically increase when either the mismatch 
level or the modulation order increases. Finally, Figures 2(a) and 2(b) reveals that the theoretical and 
simulated BER curves are in excellent agreement, which confirms the correctness of the obtained BER 
expressions. We also examined other parameter settings (results are not shown here) and identified the same 
excellent agreement between theory and simulation. This can be expected as we do not involve any 
approximation to derive the BER expressions for Rayleigh channels in our analysis. 
 
 
Table 1. Reference timing errors 
Parameter Reference values 
𝑑𝑡𝑙






Figure 2. BER system performance for a Rayleigh channel: (a) L=8, N=2048 and 1% mismatch for different 
modulation types and (b) 8-PAM, N=2048 and L=7 with different mismatch levels 
 
 
5. AN IDENTIFICATION OF TOLERABLE TIMING MISMATCH LEVELS 
In this section, the tolerable mismatch level inducing a negligible performance degradation will be 
identified. To this end, we first derive a condition for the maximum timing mismatch level for which error 
floors induced by timing mismatch will be smaller a given BER value, i.e., 𝐵𝐸𝑅𝑡. Next, from this derived 
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condition, we will reveal a rule-of-thumb to determine tolerable timing mismatch levels at which the system 
performance degradation is not greater than 0.5 dB at a given BER value as compared to the mismatch-free 
case. Section 4 illustrates that the timing mismatch consistently induces the error floor at high SNRs. Further, 
we interpret the maximum timing mismatch level 𝛾𝑅% for which error floors are lower than BERt. Moreover, 
let us define the tolerable timing mismatch level ?̃?𝑅% as the maximum level for which, at BERt, the BER 
performance degradation is not greater than 0.5 dB as compared to the case without mismatch. Typically, we 
have ?̃?𝑅% < 𝛾𝑅%. Considering (18), to assure error floors to be lower than 𝐵𝐸𝑅𝑡 at SNRs, we consider the 






























 and  
 
𝜎𝛷1,𝑛
2 (𝑧%) = 





2𝑓(𝑐 − 𝑝𝑖1,𝑛)𝑓(𝑐 − 𝑝𝑖2,𝑛)𝑖1,𝑖2∈{0,1,...,𝐿−1}\0  (21) 
 












































} ≥ 𝐽𝑅 (23) 
 





). From (23), it shows that we minimize the left hand side over (u, v, y) 
which means minimizing Svd−Bu,yd corresponding to (u, v, y). Because Svd−Bu,yd denotes a distance between 












}𝑁−1𝑛=0 ≥ 𝐽𝑅 (24) 
 
Taking into account (24), the threshold 𝛾𝑅%, at which error floors produced by the mismatch is lower than 
𝐵𝐸𝑅𝑡, will be next explored, i.e., if we select 𝑑𝑡𝑙
100% in Table 1 as 𝛾% × 𝑑𝑡𝑙
100% considering 𝛾% ≤ 𝛾𝑅% and 
𝐵𝐸𝑅𝐸𝑏/𝑁0→+∞ ≤ 𝐵𝐸𝑅𝑡. To find the threshold 𝛾𝑅%, we examine (24) with an equality. From this obtained 
threshold level 𝛾𝑅%, the maximum mismatch level ?̃?𝑅%, which induces a performance degradation not 
greater than 0.5 dB as compared to the case without mismatch, will be determined. Figure 3(a) demonstrates 
that in all considered cases, if ?̃?𝑅% < 0.25𝛾𝑅%, there is an acceptable performance degradation (<0.5 dB) at 
𝐵𝐸𝑅𝑡 = 10
−9. Further, Figure 3(a) also illustrates that if the mismatch level increases to 𝛾𝑅%, there is a 
noticeable performance degradation. We also investigated for other number of sub-ADCs, and other 
modulation types and orders, and found the similar results. As a result, we can conclude a rule-of-thumb for 
tolerable timing mismatch levels as (25). 
 
?̃?𝑅% ≤ 0.25𝛾𝑅% (25) 
 
Until now, we obtained the results with fix values 𝑑𝑡𝑙 only. Nevertheless, in the most practical 
situations, the timing error values 𝑑𝑡𝑙 are random. Therefore, we will assess the average BER performance 
with random values 𝑑𝑡𝑙. This can be attained by averaging the BER system performance over the larger 
number of different TI-ADCs. In the following results, the timing error values 𝑑𝑡𝑙 are uniformly chosen over 
[−z/100, z/100], 0≤z≤100, where z determines the mismatch level in percentage. Further, in each simulation, 
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we will choose different sets of L timing error values 𝑑𝑡𝑙. Moreover, the results in Figure 3(b) are obtained 
by employing 1010 TI-ADC realizations, 𝐵𝐸𝑅𝑡 = 10
−9, and different mismatch levels. It can be seen from 
Figure 3(b) that the theoretical and simulated BER curves do match well in a Rayleigh channel. Most 
importantly, Figure 3(b) demonstrates that at 𝐵𝐸𝑅𝑡, if the mismatch level is equal to the tolerable threshold, 
i.e., 0.25𝛾𝑅%, where 𝛾𝑅% is found by evaluating (24) with an equality, the performance degradation is 
invisible as compared to the mismatch-free case. On the other hand, there is a noticeable performance 
degradation if we select the mismatch level larger than 0.5𝛾𝑅%. Hence, we conclude that the obtained  






Figure 3. BER system performance for a Rayleigh channel with N=2048 and L=8: (a) fixed timing error 




In this paper, the maximum threshold of TI-ADC timing mismatch level, for which error floors 
induced by the mismatch is not greater than a considered BER value, has been theoretically identified for 
OFDM systems in Rayleigh channels. Further, we have revealed that when the mismatch level is selected to 
be smaller than 25% of the reliably recommended threshold, the BER performance degradation is not greater 
than 0.5 dB as compared to the case without mismatch. This tolerable timing mismatch level can serve as a 
significant instruction for circuits-and-systems designing engineers to calibrate the TI-ADC timing mismatch 
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